



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION⁽¹⁾

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	PACKAGE MARKING
XTR300	QFN-20 (5mm x 5mm)	RGW	XTR300

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the device product folder at www.ti.com.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Over operating free-air temperature range (unless otherwise noted).

	XTR300	UNIT
Supply Voltage, V_{VSP}	+44	V
Signal Input Terminals:		
Voltage ⁽²⁾	(V-) – 0.5 to (V+) + 0.5	V
Current ⁽²⁾	±25	mA
DGND	±25	mA
Output Short-Circuit ⁽³⁾	Continuous	
Operating Temperature	–55 to +125	°C
Storage Temperature	–55 to +125	°C
Junction Temperature	+150	°C
Electrostatic Discharge Ratings:		
Human Body Model (HBM)	2000	V
Charged Device Model (CDM)	1000	V

- (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not supported.
- (2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5V beyond the supply rails must be current limited. DRV pin allows a peak current of 50mA. See the [Output Protection](#) section in [Applications Information](#).
- (3) See the [Driver Output Disable](#) section in [Applications Information](#) for thermal protection.

ELECTRICAL CHARACTERISTICS: VOLTAGE OUTPUT MODE

Boldface limits apply over the specified temperature range: $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$.

All specifications at $T_A = +25^{\circ}\text{C}$, $V_S = \pm 20\text{V}$, $R_{\text{LOAD}} = 800\Omega$, $R_{\text{SET}} = 2\text{k}\Omega$, $R_{\text{OS}} = 2\text{k}\Omega$, $V_{\text{REF}} = 4\text{V}$, $R_{\text{GAIN}} = 10\text{k}\Omega$, Input Signal Span 0V to 4V, and $C_C = 100\text{pF}$, unless otherwise noted.

PARAMETER	CONDITIONS	XTR300			UNIT
		MIN	TYP	MAX	
OFFSET VOLTAGE					
Offset Voltage, RTI	V_{OS}		±0.4	±1.9	mV
vs Temperature	dV_{OS}/dT		±1.6	±6	$\mu\text{V}/^{\circ}\text{C}$
vs Power Supply	PSRR	$V_S = \pm 5\text{V}$ to $\pm 22\text{V}$	±0.2	±10	$\mu\text{V}/\text{V}$
INPUT VOLTAGE RANGE					
Nominal Setup for ±10V Output	See Figure 2				
Input Voltage for Linear Operation		(V-) + 3V		(V+) - 3V	V
NOISE					
Voltage Noise, $f = 0.1\text{Hz}$ to 10Hz , RTI			3		μV_{PP}
Voltage Noise Density, $f = 1\text{kHz}$, RTI	e_n		40		$\text{nV}/\sqrt{\text{Hz}}$
OUTPUT					
Voltage Output Swing from Rail		$I_{\text{DRV}} \leq 15\text{mA}$	(V-) + 3	(V+) - 3	V
Gain Nonlinearity			±0.01	±0.1	%FS
vs Temperature			±0.1	±1	$\text{ppm}/^{\circ}\text{C}$
Gain Error	I_B		±0.04	±0.1	%FS
vs Temperature			±0.2	±1	$\text{ppm}/^{\circ}\text{C}$
Output Impedance, $dV_{\text{DRV}}/dI_{\text{DRV}}$			7		m Ω
Output Leakage Current While Output Disabled		$P_{\text{in}} \overline{\text{OD}} = L^{(1)}$			nA
Short-Circuit Current	I_{SC}		±15	±24	mA
Capacitive Load Drive	C_{LOAD}	$C_C = 10\text{nF}$, $R_C = 15^{(2)}$			μF
Rejection of Voltage Difference between GND1 and GND2, RTO			130		dB
FREQUENCY RESPONSE					
Bandwidth ⁽³⁾	-3dB	$G = 5$	300		kHz
Slew Rate ⁽²⁾	SR		1		V/ μs
	SR	$C_C = 10\text{nF}$, $C_L = 1\mu\text{F}$, $R_C = 15\Omega$	0.015		V/ μs
Settling Time ⁽²⁾⁽⁴⁾ , 0.1%, Small Signal		$V_{\text{DRV}} = \pm 1\text{V}$	8		μs
Overload Recovery Time		50% Overdrive	12		μs

(1) Output leakage includes input bias current of INA.

(2) Refer to [Driving Capacitive Loads](#) section in [Applications Information](#).

(3) Small signal with no capacitive load.

(4) 8 μs plus number of chopping periods. See [Applications Information](#), [Internal Current Sources and Settling Time](#) section.

ELECTRICAL CHARACTERISTICS: CURRENT OUTPUT MODE

Boldface limits apply over the specified temperature range: $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$.

All specifications at $T_A = +25^\circ\text{C}$, $V_S = \pm 20\text{V}$, $R_{\text{LOAD}} = 800\Omega$, $R_{\text{SET}} = 2\text{k}\Omega$, $R_{\text{OS}} = 2\text{k}\Omega$, $V_{\text{REF}} = 4\text{V}$, Input Signal Span 0 to 4V, and $C_C = 100\text{pF}$, unless otherwise noted.

PARAMETER	CONDITIONS	XTR300			UNIT
		MIN	TYP	MAX	
OFFSET VOLTAGE					
Input Offset Voltage V_{OS}	Output Current < $1\mu\text{A}$		± 0.4	± 1.8	mV
vs Temperature			± 1.5	± 6	$\mu\text{V}/^\circ\text{C}$
vs Power Supply	$V_S = \pm 5\text{V}$ to $\pm 22\text{V}$		± 0.2	± 10	$\mu\text{V}/\text{V}$
INPUT VOLTAGE RANGE					
Nominal Setup for $\pm 20\text{mA}$ Output	See Figure 3				
Maximum Input Voltage for Linear Operation		$(V-) + 3\text{V}$		$(V+) - 3\text{V}$	V
NOISE					
Voltage Noise, $f = 0.1\text{Hz}$ to 10Hz , RTI			3		μV_{PP}
Voltage Noise Density, $f = 1\text{kHz}$, RTI	e_n		33		$\text{nV}/\sqrt{\text{Hz}}$
OUTPUT					
Compliance Voltage Swing from Rail	$I_{\text{DRV}} = \pm 24\text{mA}$	$(V-) + 3$		$(V+) - 3$	V
Output Conductance ($dI_{\text{DRV}}/dV_{\text{DRV}}$)	$dV_{\text{DRV}} = \pm 15\text{V}$, $dI_{\text{DRV}} = \pm 24\text{mA}$		0.7		$\mu\text{A}/\text{V}$
Transconductance	See Transfer Function in Figure 3				
Gain Error	$I_{\text{DRV}} = \pm 24\text{mA}$		± 0.04	± 0.12	%FS
vs Temperature	$I_{\text{DRV}} = \pm 24\text{mA}$		± 3.6	± 10	ppm/°C
Linearity Error	$I_{\text{DRV}} = \pm 24\text{mA}$		± 0.01	± 0.1	%FS
vs Temperature	$I_{\text{DRV}} = \pm 24\text{mA}$		± 1.5	± 6	ppm/°C
Output Leakage Current While Output Disabled	Pin $\overline{\text{OD}} = \text{L}$		0.6		nA
Short-Circuit Current		± 24.5	± 32	± 38.5	mA
Capacitive Load Drive ⁽¹⁾⁽²⁾	C_{LOAD}		1		μF
FREQUENCY RESPONSE					
Bandwidth	-3dB		160		kHz
Slew Rate ⁽²⁾	SR		1.3		$\text{mA}/\mu\text{s}$
Settling Time ⁽²⁾⁽³⁾ , 0.1%, Small Signal			8		μs
Overload Recovery Time	$C_{\text{LOAD}} = 0$, 50% Overdrive		1		μs

(1) Refer to [Driving Capacitive Loads](#) section in [Applications Information](#).

(2) With capacitive load, the slew rate can be limited by the short circuit current and the load error flag can trigger during slewing.

(3) $8\mu\text{s}$ plus number of chopping periods. See [Applications Information](#), [Internal Current Sources and Settling Time](#) section.

ELECTRICAL CHARACTERISTICS: OPERATIONAL AMPLIFIER (OPA)

Boldface limits apply over the specified temperature range: $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$.

All specifications at $T_A = +25^{\circ}\text{C}$, $V_S = \pm 20\text{V}$, and $R_{\text{LOAD}} = 800\Omega$, unless otherwise noted.

PARAMETER	CONDITIONS	XTR300			UNIT
		MIN	TYP	MAX	
OFFSET VOLTAGE					
Offset Voltage, RTI	V_{OS} $I_{\text{DRV}} = 0\text{A}$		± 0.4	± 1.8	mV
Drift	dV_{OS}/dT		± 1.5		$\mu\text{V}/^{\circ}\text{C}$
vs Power Supply	PSRR $V_S = \pm 5\text{V}$ to $\pm 22\text{V}$		± 0.2	± 5	$\mu\text{V}/\text{V}$
INPUT VOLTAGE RANGE					
Common-Mode Voltage Range	V_{CM}	$(V-) + 3$		$(V+) - 3$	V
Common-Mode Rejection Ratio	CMRR $(V-) + 3\text{V} < V_{\text{CM}} < (V+) - 3\text{V}$	100	126		dB
INPUT BIAS CURRENT					
Input Bias Current	I_{B}		± 20	± 35	nA
Input Offset Current	I_{OS}		± 0.3	± 10	nA
INPUT IMPEDANCE					
Differential			$10^8 \parallel 5$		$\Omega \parallel \text{pF}$
Common-Mode			$10^8 \parallel 5$		$\Omega \parallel \text{pF}$
OPEN-LOOP GAIN					
Open-Loop Voltage Gain	A_{OL} $(V-) + 3\text{V} < V_{\text{DRV}} < (V+) - 3\text{V}$, $I_{\text{DRV}} = \pm 24\text{mA}$	100	126		dB
OUTPUT					
Voltage Output Swing from Rail	$I_{\text{DRV}} = \pm 24\text{mA}$	$(V-) + 3$		$(V+) - 3$	V
Short-Circuit Current	I_{LIMIT} M2 = High	± 25.5	± 32	± 38.5	mA
	I_{LIMIT} M2 = Low	± 16	± 20	± 24	mA
Output Leakage Current While Output Disabled	$I_{\text{LEAK_DRV}}$ Pin $\overline{\text{OD}} = \text{L}$		10		pA
FREQUENCY RESPONSE					
Gain-Bandwidth Product	GBW G = 1		2		MHz
Slew Rate	SR		1		V/ μs

ELECTRICAL CHARACTERISTICS: INSTRUMENTATION AMPLIFIER (IA)

Boldface limits apply over the specified temperature range: $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$.

All specifications at $T_A = +25^\circ\text{C}$, $V_S = \pm 20\text{V}$, $R_{IA} = 2\text{k}\Omega$, and $R_{GAIN} = 2\text{k}\Omega$, unless otherwise noted. See [Figure 4](#).

PARAMETER	CONDITIONS	XTR300			UNIT
		MIN	TYP	MAX	
OFFSET VOLTAGE					
Offset Voltage, RTI	V_{OS} $I_{DRV} = 0\text{A}$		± 0.7	± 2.7	mV
vs Temperature	dV_{OS}/dT		± 2.4	± 10	$\mu\text{V}/^\circ\text{C}$
vs Power Supply	PSRR $V_S = \pm 5\text{V}$ to $\pm 22\text{V}$		± 0.8	± 10	$\mu\text{V}/\text{V}$
INPUT VOLTAGE RANGE					
Input Voltage Range	V_{CM}	$(V-) + 3$		$(V+) - 3$	V
Common-Mode Rejection Ratio	CMRR RTI	100	130		dB
INPUT BIAS CURRENT					
Input Bias Current	I_B		± 20	± 35	nA
Input Offset Current	I_{OS}		± 1	± 10	nA
INPUT IMPEDANCE					
Differential			$10^5 \parallel 5$		$\Omega \parallel \text{pF}$
Common-Mode			$10^5 \parallel 5$		$\Omega \parallel \text{pF}$
TRANSCONDUCTANCE (Gain)					
Transconductance Error	$I_{AOUT} = 2 (I_{AIN+} - I_{AIN-})/R_{GAIN}$ $I_{AOUT} = \pm 2.4\text{mA}$, $(V-) + 3\text{V} < V_{IAOUT} < (V+) - 3\text{V}$		± 0.04	± 0.1	%/FS
vs Temperature			± 0.2		ppm/°C
Linearity Error	$(V-) + 3\text{V} < V_{IAOUT} < (V+) - 3\text{V}$		± 0.01	± 0.1	%FS
Input Bias Current to G1, G2			± 20		nA
Input Offset Current to G1, G2 ⁽¹⁾			± 1		nA
OUTPUT					
Output Swing to the Rail	$I_{AOUT} = \pm 2.4\text{mA}$	$(V-) + 3$		$(V+) - 3$	V
Output Impedance	$I_{AOUT} = \pm 2.4\text{mA}$		600		m Ω
Short-Circuit Current	I_{LIMIT} I_{LIMIT} M2 = High M2 = Low		± 7.2 ± 4.5		mA mA
FREQUENCY RESPONSE					
Gain-Bandwidth Product	GBW $G = 1$, $R_{GAIN} = 10\text{k}\Omega$, $R_{IA} = 5\text{k}\Omega$		1		MHz
Slew Rate	SR $G = 1$, $R_{GAIN} = 10\text{k}\Omega$, $R_{IA} = 5\text{k}\Omega$		1		V/ μs
Settling Time ⁽²⁾ , 0.1%	$I_{AOUT} = \pm 40\mu\text{A}$, $R_{GAIN} = 10\text{k}\Omega$, $R_{IA} = 5\text{k}\Omega$, $C_L = 100\text{pF}$		6		μs
Overload Recovery Time, 50%	$R_{GAIN} = 10\text{k}\Omega$, $R_{IA} = 15\text{k}\Omega$, $C_L = 100\text{pF}$		10		μs

(1) See Typical Characteristics curve ([Figure 7](#)).

(2) $6\mu\text{s}$ plus number of chopping periods. See [Applications Information, Internal Current Sources and Settling Time](#) section.

ELECTRICAL CHARACTERISTICS: CURRENT MONITOR

Boldface limits apply over the specified temperature range: $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$.

All specifications at $T_A = +25^{\circ}\text{C}$ and $V_S = \pm 20\text{V}$, unless otherwise noted. See Figure 4.

PARAMETER	CONDITIONS	XTR300			UNIT
		MIN	TYP	MAX	
OUTPUT					
Offset Current	I_{OS} $I_{DRV} = 0\text{A}$		± 30	± 100	nA
Drift	dI_{OS}/dT		± 0.05		nA/$^{\circ}\text{C}$
vs Power Supply	PSRR $V_S = \pm 5\text{V}$ to $\pm 22\text{V}$		± 0.1	± 10	nA/V
Monitor Output Swing to the Rail	$I_{MON} = \pm 2.4\text{mA}$	(V-) + 3		(V+) - 3	V
Monitor Output Impedance	$I_{MON} = \pm 2.4\text{mA}$		200		M Ω
MONITOR CURRENT GAIN					
Current Gain Error	$I_{MON} = I_{DRV}/10$ $I_{DRV} = \pm 24\text{mA}$		± 0.04	± 0.12	%FS
vs Temperature	$I_{DRV} = \pm 24\text{mA}$		± 3.6		ppm/$^{\circ}\text{C}$
Linearity Error	$I_{DRV} = \pm 24\text{mA}$		± 0.01	± 0.1	%FS
vs Temperature	$I_{DRV} = \pm 24\text{mA}$		± 1.5		ppm/$^{\circ}\text{C}$

ELECTRICAL CHARACTERISTICS

Boldface limits apply over the specified temperature range: $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$.

All specifications at $T_A = +25^{\circ}\text{C}$ and $V_S = \pm 20\text{V}$, unless otherwise noted. See Figure 4.

PARAMETER	CONDITIONS	XTR300			UNIT
		MIN	TYP	MAX	
POWER SUPPLY					
Specified Voltage Range	V_S	± 5		± 20	V
Operating Voltage Range		± 5		± 22	V
Quiescent Current	I_Q $I_{DRV} = I_{AOUT} = 0\text{A}$		1.8	2.3	mA
Over Temperature				2.8	mA
TEMPERATURE RANGE					
Specified Temperature Range		-40		+85	$^{\circ}\text{C}$
Operating Temperature Range		-55		+125 ⁽¹⁾	$^{\circ}\text{C}$
Storage Temperature Range		-55		+125	$^{\circ}\text{C}$
Thermal Resistance					
Junction-to-Case	θ_{JC}		15.2		$^{\circ}\text{C}/\text{W}$
Junction-to-Ambient	θ_{JA}		38		$^{\circ}\text{C}/\text{W}$
THERMAL FLAG (EF_{OT}) Output					
Alarm (EF _{OT} pin LOW)			140		$^{\circ}\text{C}$
Return to Normal Operation (EF _{OT} pin HIGH)			125		$^{\circ}\text{C}$
DIGITAL INPUTS (M1, M2, $\overline{\text{OD}}$)					
V_{IL} Low-Level Input Voltage			≤ 0.8		V
V_{IH} High-Level Input Voltage			> 1.4		V
Input Current			± 1		μA
DIGITAL OUTPUTS (EF_{LD}, EF_{CM}, EF_{OT})					
I_{OH} High-Level Leakage Current (Open-Drain)			-1.2		μA
V_{OL} Low-Level Output Voltage	$I_{OL} = 5\text{mA}$		0.8		V
V_{OL} Low-Level Output Voltage	$I_{OL} = 2.8\text{mA}$		0.4		V
DIGITAL GROUND PIN					
Current Input	(V-) \leq DGND \leq (V+) - 7V M1 = M2 = L, $\overline{\text{OD}}$ = H, All Digital Outputs H		-25		μA

(1) EF_{OT} not connected with $\overline{\text{OD}}$.

FUNCTIONAL BLOCK DIAGRAMS




Figure 2. Standard Circuit for Voltage Output Mode




Figure 3. Standard Circuit for Current Output Mode





Figure 4. Standard Circuit for Externally Configured Mode

PIN CONFIGURATIONS



PIN ASSIGNMENTS

PIN NO.	NAME	FUNCTION
1	M2	Mode Input
2	M1	Mode Input
3	V _{IN}	Noninverting Signal Input
4	SET	Input for Gain Setting; Inverting Input
5	I _{MON}	Current Monitor Output
6	I _A OUT	Instrumentation Amplifier Signal Output
7	I _A IN-	Instrumentation Amplifier Inverting Input
8	I _A IN+	Instrumentation Amplifier Noninverting Input
9	RG1	Instrumentation Amplifier Gain Resistor
10	RG2	Instrumentation Amplifier Gain Resistor
11	V-	Negative Power Supply
12	NC	No Internal Connection
13	DRV	Operational Amplifier Output
14	NC	No Internal Connection
15	V+	Positive Power Supply
16	DGND	Ground for Digital I/O
17	EF _{CM}	Error Flag for Common-Mode Over-Range, Active Low
18	EF _{LD}	Error Flag for Load Error, Active Low
19	EF _{OT}	Error Flag for Over Temperature, Active Low
20	OD	Output Disable, Disabled Low
Pad	Exposed Pad	Exposed thermal pad must be connected to V-

TYPICAL CHARACTERISTICS

At $T_A = +25^\circ\text{C}$ and $V+ = \pm 20\text{V}$, unless otherwise noted.

QUIESCENT CURRENT vs TEMPERATURE




Figure 5.

QUIESCENT CURRENT vs SUPPLY VOLTAGE




Figure 6.

INPUT BIAS CURRENT vs TEMPERATURE
(V_{IN} , SET, $I_{A_{IN+}}$, $I_{A_{IN-}}$, RG1, RG2)




Figure 7.

OPA OUTPUT SWING TO RAIL vs TEMPERATURE




Figure 8.

OPA GAIN AND PHASE vs FREQUENCY




Figure 9.

IA GAIN AND PHASE vs FREQUENCY




Figure 10.

TYPICAL CHARACTERISTICS (continued)

At $T_A = +25^\circ\text{C}$ and $V_+ = \pm 20\text{V}$, unless otherwise noted.

OPA CMRR AND PSRR vs FREQUENCY




Figure 11.

IA CMRR AND PSRR vs FREQUENCY




Figure 12.

**SMALL-SIGNAL STEP RESPONSE
CURRENT MODE**




Figure 13.

**LARGE-SIGNAL STEP RESPONSE
CURRENT MODE**




Figure 14.

**SMALL-SIGNAL STEP RESPONSE
VOLTAGE MODE**




Figure 15.

**LARGE-SIGNAL STEP RESPONSE
VOLTAGE MODE**




Figure 16.

TYPICAL CHARACTERISTICS (continued)

At $T_A = +25^\circ\text{C}$ and $V_+ = \pm 20\text{V}$, unless otherwise noted.

**INPUT-REFERRED NOISE SPECTRUM
VOLTAGE OUTPUT MODE**




Figure 17.

**INPUT-REFERRED 0.1Hz to 10Hz NOISE
VOLTAGE OUTPUT MODE**




Figure 18.

**INPUT-REFERRED NOISE SPECTRUM
CURRENT OUTPUT MODE**




Figure 19.

**INPUT-REFERRED 0.1Hz to 10Hz NOISE
CURRENT OUTPUT MODE**




Figure 20.

IA INPUT-REFERRED NOISE SPECTRUM




Figure 21.

IA INPUT-REFERRED 0.1Hz to 10Hz NOISE




Figure 22.

TYPICAL CHARACTERISTICS (continued)

At $T_A = +25^\circ\text{C}$ and $V_+ = \pm 20\text{V}$, unless otherwise noted.

OPA OFFSET VOLTAGE DISTRIBUTION




Figure 23.

IA OFFSET VOLTAGE DISTRIBUTION




Figure 24.

OPA OFFSET VOLTAGE DRIFT DISTRIBUTION




Figure 25.

IA OFFSET VOLTAGE DRIFT DISTRIBUTION




Figure 26.

VOLTAGE MODE GAIN ERROR DISTRIBUTION




Figure 27.

CURRENT MODE GAIN ERROR DISTRIBUTION




Figure 28.

TYPICAL CHARACTERISTICS (continued)

At $T_A = +25^\circ\text{C}$ and $V_+ = \pm 20\text{V}$, unless otherwise noted.




Figure 29.




Figure 30.




Figure 31.




Figure 32.




Figure 33.




Figure 34.

TYPICAL CHARACTERISTICS (continued)

At $T_A = +25^\circ\text{C}$ and $V_+ = \pm 20\text{V}$, unless otherwise noted.




Figure 35.




Figure 36.




Figure 37.





Figure 38.

APPLICATION INFORMATION



- (1) See the [Electrical Characteristics](#) and [Digital Input and Output](#) section for operating limits of DGND.
- (2) Connect thermal pad to V-.

Figure 39. Standard Circuit Configuration

The following information should be considered during XTR300 circuit configuration:

- Recommended bypassing: 100nF or more for supply bypassing at each supply.
- R_{IMON} can be in the kΩ-range or short-circuited if not used. Do not leave this current output unconnected—it would saturate the internal current source. The current at this I_{MON} output is $I_{DRV}/10$. Therefore, $V_{IMON} = R_{IMON} (I_{DRV}/10)$.
- R_3 is not required but can match R_{SET} (or $R_{SET} || R_{OS}$) to compensate for the bias current.
- R_{IA} can be short-circuited if not used. Do not leave this current output unconnected. R_{GAIN} is selected to 10kΩ to match the output of 10V with 20mA for the equal input signal.
- R_C ensures stability for unknown load conditions and limits the current into the internal protection diodes. C_4 helps protect the device. Over-voltage clamp diodes (standard 1N4002) might be necessary to protect the output.
- R_6 , R_7 , and C_5 protect the IA.
- R_{LOAD} and C_{LOAD} represent the load resistance and load capacitance.
- R_{SET} defines the transfer gain. It can be split to allow a signal offset and, therefore, allow a 5V single-supply digital-to-analog converter (DAC) to control a ±10V or ±20mA output signal.

The XTR300 can be used with asymmetric supply voltages; however, the minimum negative supply voltage should be equal to or more negative than $-3V$ (typically $-5V$). This supply value ensures proper control of $0V$ and $0mA$ with wire resistance, ground offsets, and noise added to the output. For positive output signals, the current requirement from this negative voltage source is less than $5mA$.

GND1 through GND4 must be selected to fulfill specified operating ranges. DGND must be in the range of $(V-) \leq DGND \leq (V+) - 7V$.

Built on a robust high-voltage BiCMOS process, the XTR300 is designed to interface the $5V$ or $3V$ supply domain used for processors, signal converters, and amplifiers to the high-voltage and high-current industrial signal environment. It is specified for up to $\pm 20V$ supply, but can also be powered asymmetrically (for example, $+24V$ and $-5V$). It is designed to allow insertion of external circuit protection elements and drive large capacitive loads.

FUNCTIONAL FEATURES

The XTR300 provides two basic functional blocks: an instrumentation amplifier (IA) and a driver that is a unique operational amplifier (OPA) for current or voltage output. This combination represents an analog output stage which can be digitally configured to provide either current or voltage output to the same terminal pin. Alternatively, it can be configured for independent measurement channels.

Three open collector error signals are provided to indicate output related errors such as over-current or open-load (EF_{LD}) or exceeding the common-mode input range at the IA inputs (EF_{CM}). An over-temperature flag (EF_{OT}) can be used to control output disable to protect the circuit. The monitor outputs (I_{MON} and IA_{OUT}) and the error flags offer optimal testability during operation and configuration. The I_{MON} output represents the current flowing into the load in voltage output mode, while the IA_{OUT} represents the voltage across the connectors in current output mode. Both monitor outputs can be connected together when used in current or voltage output mode because the monitor signals are multiplexed accordingly.

VOLTAGE OUTPUT MODE

In voltage output mode (M1 and M2 are connected low or left unconnected), the feedback loop through the IA provides high impedance remote sensing of the voltage at the destination, compensating the resistance of a protection circuit, switches, wiring, and connector resistance. The output of the IA is a current that is proportional to the input voltage. This current is internally routed to the OPA summing junction through a multiplexer, as shown in [Figure 40](#).

A 1:10 copy of the output current of the OPA can be monitored at the I_{MON} pin. This output current and the known output voltage can be used to calculate the load resistance or load power.

During an output short-circuit or an over-current condition the XTR300 output current is limited and EF_{LD} (load error, active low) flag is activated.




Figure 40. Simplified Voltage Output Mode Configuration

Applications not requiring the remote sense feature can use the OPA in stand-alone operation (M1 = high). In this case, the IA is available as a separate input channel.

The IA gain can be set by two resistors, R_{GAIN} and R_{SET} :

$$V_{OUT} = \frac{R_{GAIN}}{2R_{SET}} V_{IN} \quad (1)$$

or when adding an offset, V_{REF} , to get bidirectional output with a single-ended input:

$$V_{OUT} = \frac{R_{GAIN}}{2} \left(\frac{V_{IN}}{R_{SET}} + \frac{V_{IN} - V_{REF}}{R_{OS}} \right) \quad (2)$$


The R_{SET} resistor is also used in current output mode. Therefore, it is useful to define R_{SET} for the current mode, then set the ratio between current and voltage span with R_{GAIN} .

INPUT SIGNAL CONNECTION


It is possible to drive the XTR300 with a unidirectional input signal and still get a bidirectional output by adding an additional resistor, R_{OS} , and an offset voltage signal, V_{REF} . It can be a mid-point voltage or a signal to shift the output voltage to a desired value.

This design is illustrated in [Figure 42a](#), [Figure 42b](#), and [Figure 42c](#). As with a normal operational amplifier, there are several options for offset-shift circuits. The input can be connected for inverting or noninverting gain. Unlike many op amp input circuits, however, this configuration uses current feedback, which removes the voltage relationship between the noninverting input and output potential because there is no feedback resistor.

a) Noninverting Input



b) Noninverting Input



c) Inverting Input ($V_{REF} = V_{OFFSET}$)




Figure 42. Circuit Options for Op Amp Output Level-Shifting

The input bias current effect on the offset voltage can be reduced by connecting a resistor in series with the positive input that matches the approximate resistance at the negative input. This resistor placed close to the input pin acts as a damping element and makes the design less sensitive to RF noise. See R_3 in [Figure 39](#).

EXTERNALLY-CONFIGURED MODE: OPA AND IA

It is possible to use the precision of the operational amplifier (OPA) and instrumentation amplifier (IA) independently from each other by configuring the digital control pins (M1 high). In this mode, the IA output current is routed to $I_{A_{OUT}}$ and the copy of the OPA output current is routed to I_{MON} , as shown in [Figure 4](#).

This mode allows external configuration of the analog signal routing and feedback loop.

The current output IA has high input impedance, low offset voltage and drift, and very high common-mode rejection ratio. An external resistor (R_{IA}) can be used to convert the output current of the IA (I_{IA}) to an output voltage. The gain is given by:

$$I_{IA} = \frac{2}{R_{GAIN}} V_{IN} \quad \text{or} \quad V_{IA} = \frac{2R_{IA}}{R_{GAIN}} V_{IN} \quad (5)$$

The OPA provides low drift and high voltage output swing that can be used like a common operational amplifier by connecting a feedback network around it. In this mode, the copy of the output current is available at the I_{MON} pin (it includes the current into the feedback network). It provides an output current limit for protection, which can be set between two ranges by M2. The error flag indicates an overcurrent condition, as well as indicating driving the output into the supply rails.

Alternatively, the feedback can be closed through the I_{MON} pin to create a precise voltage-to-current converter.

DRIVER OUTPUT DISABLE

The OPA output (DRV) can be switched to a high-impedance mode by driving the \overline{OD} control pin low. This input can be connected to the over-temperature flag, EF_{OT} , and a pull-up resistor to protect the IC from over-temperature by disconnecting the load.

The output disable mode can be used to sense and measure the voltage at the IA input pins without loading from the DRV output. This mode allows testing of any voltage present at the I/O connector. However, consider the bias current of the IA input pins.

The digital control inputs, M1 and M2, set the four operation modes of the XTR300 as shown in [Table 1](#). When M1 is asserted low, M2 determines voltage or current mode and the corresponding appropriate current limit (I_{SC}) setting. When M1 is high, the internal feedback connections are opened; $I_{A_{OUT}}$ and I_{MON} are both connected to the output pins; and M2 only determines the current limit (I_{SC}) setting.

M1 and M2 are pulled low internally with $1\mu A$. Terminate these two pins to avoid noise coupling. Output disable (\overline{OD}) is internally pulled high with approximately $1\mu A$. When connecting \overline{OD} to EF_{OT} , a $2.2k\Omega$ pull-up resistor is recommended.

Table 1. Summary of Configuration Modes⁽¹⁾

M1	M2	MODE	DESCRIPTION
L	L	V_{OUT}	Voltage Output Mode, $I_{SC} = 20mA$
L	H	I_{OUT}	Current Output Mode, $I_{SC} = 32mA$
H	L	Ext	IA and I_{MON} on ext. pins, $I_{SC} = 20A$
H	H	Ext	IA and I_{MON} on ext. pins, $I_{SC} = 32mA$

(1) \overline{OD} is a control pin independent of M1 or M2.

DRIVING CAPACITIVE LOADS AND LOOP COMPENSATION

For normal operation, the driver OPA and the IA are connected in a closed loop for voltage output. In current output mode, the current copy closes the loop directly.

In current output mode, loop compensation is not critical, even for large capacitive loads. However, in voltage output mode, the capacitive load, together with the source impedance and the impedance of the protection circuit, generates additional phase lag. The IA input might also be protected by a low-pass filter that influences phase in the closed loop.

The loop compensation low-pass filter consists of C_C and the parallel resistance of R_{OS} and R_{SET} . For loop stability with large capacitive load, the external phase shift has to be added to the OPA phase. With C_C , the voltage gain of the OPA has to approach zero at the frequency where the total phase approaches $180^\circ + 135^\circ$.

The best stability for large capacitive loads is provided by adding a small resistor, R_C (15Ω). See the [Output Protection](#) section.

An empirical method of evaluation is using a square wave input signal and observing the settling after transients. Use small signal amplitudes only—steep signal edges cause excessive current to flow into the capacitive load and may activate the current limit, which hides or prevents oscillation. A small-signal oscillation can be hidden from large capacitive loads, but observing the I_{MON} output on an appropriate resistor (use a similar value like $R_{SET}||R_{OS}$) would indicate stability issues. Note that noise pulses at I_{MON} during overload (EF_{LD} active) are normal and are caused by cycling of the current mirror.

The voltage output mode includes the IA in the loop. An additional low-pass filter in the input reverses the phase and therefore increases the signal bandwidth of the loop, but also increases the delay. Again, loop stability has to be observed. Overloading the IA disconnects the closed loop and the output voltage rails.

INTERNAL CURRENT SOURCES, SWITCHING NOISE, AND SETTLING TIME

The accuracy of the current output mode and the dc performance of the IA rely on dynamically-matched current mirrors.

Identical current sources are rotated to average out mismatch errors. It can take several clock cycles of the internal 100kHz oscillator (or a submultiple of that frequency) to reach full accuracy. This may dominate the settling time to the 0.1% accuracy level and can be as much as $100\mu s$ in current output mode or $40\mu s$ in voltage output mode.

A small portion of the switching glitches appear at the DRV output, and also at the I_{MON} and IA_{MON} outputs. The standard circuit configuration, with R_C , C_4 , and C_C , which are required for loop compensation and output protection, also helps reduce the noise to negligible levels at the signal output. If necessary, the monitor outputs can be filtered with a shunt capacitor.

IA STRUCTURE, VOLTAGE MONITOR

The instrumentation amplifier has high-impedance NPN transistor inputs that do not load the output signal, which is especially important in current output mode. The output signal is a controlled current that is multiplexed either to the SET pin (to close the voltage output loop) or to I_{A_OUT} (for external access).

The principal circuit is shown in Figure 43. The two input buffer amplifiers reproduce the input difference voltage across R_{GAIN} . The resulting current through this resistor is bidirectionally mirrored to the output. That mirroring results in the ideal transfer function of:

$$I_{IA} = I_{A_OUT} = 2 \frac{(I_{A_IN+} - I_{A_IN-})}{R_{GAIN}} \quad (6)$$

The accuracy and drift of R_{GAIN} defines the accuracy of the voltage to current conversion. The high accuracy and stability of the current mirrors result from a cycling chopper technique.




Figure 43. IA Block Diagram

The output current, I_{A_OUT} , of the instrumentation amplifier is limited to protect the internal circuitry. This current limit has two settings controlled by the state of M2 (see [Electrical Characteristics](#), Short-Circuit Current specification). Note that if R_{SET} is too small, the current output limitation of the instrumentation amplifier can disrupt the closed loop of the XTR300 in voltage output mode. With M2 = low, the nominal R_{GAIN} of 10k Ω allows an input voltage of 20V_{PP}, which produces an output current of 4mA_{PP}. When using lower resistors for R_{GAIN} that can allow higher currents, the IA output current limitation must be taken into account.

CURRENT MONITOR

In current output mode (M2 = high), the XTR300 provides high output impedance. A precision current mirror generates an exact 1/10th copy of the output current and this current is either routed to the summing junction of the OPA to close the feedback loop (in the current output mode) or to the I_{MON} pin for output current monitoring in other operating modes.

The high accuracy and stability of this current split results from a cycling chopper technique. This design eliminates the need for a precise shunt resistor or a precise shunt voltage measurement, which would require high common-mode rejection performance.

During a saturation condition of the DRV output (the error flag is active), the monitor output (I_{MON}) shows a current peak because the loop opens. Glitches from the current mirror chopper appear during this time in the monitor signal. This part of the signal cannot be used for measurement.

ERROR FLAGS

The XTR300 is designed for testability of its proper function and allows observation of the conditions at the load connection without disrupting service.

If the output signal is not in accordance to the transfer function, an error flag is activated (limited by the dynamic response capabilities). These error flags are in addition to the monitor outputs, I_{MON} and I_{AOUT} , which allow the momentary output current (in voltage mode) or output voltage (in current mode) to be read back.

This combination of error flag and monitor signal allows easy observation of the XTR300 for function and working condition, providing the basis for not only remote control, but also for remote diagnosis.

All error flags of the XTR300 have open collector outputs with a weak pull-up of approximately $1\mu A$ to an internal 5V. External pull-up resistors to the logic voltage are required when driving 3V or 5V logic.

The output sink current should not exceed 5mA. This is just enough to directly drive optical-couplers, but a current-limiting resistor is required.

There are three error flags:

- **IA Common-Mode Over-Range (EF_{CM})**—goes low as soon as the inputs of the IA reach the limits of the linear operation for the input voltage. This flag shows noise from the saturated current mirrors which can be filtered with a capacitor to GND.
- **Load Error (EF_{LD})**—indicates fault conditions driving voltage or current into the load. In voltage output mode it monitors the voltage limits of the output swing and the current limit condition caused from short or low load resistance. In current output mode it indicates a saturation into the supply rails from a high load resistance or open load.
- **Over-Temperature Flag (EF_{OT})**—is a digital output that goes low if the chip temperature reaches a temperature of $+140^{\circ}C$ and resets as soon as it cools down to $+125^{\circ}C$. It does not automatically shut down the output; it allows the user system to take action on the situation. If desired, this output can be connected to output disable (\overline{OD}) which disables the output and therefore removes the source of power. This connection acts like an automatic shut down, but requires a $2.2k\Omega$ external pull-up resistor to safely override the internal current sources. The IA channel is not affected, which allows continuous observation of the voltage at the output.

DIGITAL I/O AND GROUND CONSIDERATIONS

The XTR300 offers voltage output mode, current output mode, external configuration, and instrumentation mode (voltage input). In addition, the internal feedback mode can be disconnected and external loop connections can be made. These modes are controlled by M1 and M2 (see the function table). The \overline{OD} input pin controls enable or disable of the output stage (\overline{OD} is active low).

The digital I/O is referenced to DGND and signals on this pin should remain within 5V of the DGND potential. This DGND pin carries the output low-current (sink current) of the logic outputs. DGND can be connected to a potential within the supply voltage but needs to be 8V below the positive supply. Proper connection avoids current from the digital outputs flowing into the analog ground.

CAUTION

It is important to note that DGND has normally reverse-biased diodes connected to the supply. Therefore, high and destructive currents could flow if DGND is driven beyond the supply rails by more than a diode forward voltage. *Avoid this condition during power-on and power-off!*

OUTPUT PROTECTION

The XTR300 is intended to operate in a harsh industrial environment. Therefore, a robust semiconductor process was chosen for this design. However, some external protection is still required.

The instrumentation amplifier inputs can be protected by external resistors that limit current into the protection cell behind the IC-pins, as shown in Figure 44. This cell conducts to the power-supply connection through a diode as soon as the input voltage exceeds the supply voltage. The circuit configuration example shows how to arrange these two external resistors.

The bias current is best cancelled if both resistors are equal. The additional capacitor reduces RF noise in the input signal to the IA.




Figure 44. Current-Limiting Resistors

The load connection to the DRV output must be low impedance; therefore, external protection diodes may be necessary to handle excessive currents, as shown in Figure 45. The internal protection diodes start to conduct earlier than a normal external PN-type diode because they are affected by the higher die temperature. Therefore, either Schottky diodes are required, or an additional resistor (R_C) can be placed in series with the input. An example of this protection is shown in Figure 45. Assuming the standard diodes limit the voltage to 1.4V and the internal diodes clamp at 0.7V, this resistor can limit the current into the internal protection diodes to 50mA:

$$\frac{(1.4V - 0.7V)}{15\Omega} = 47mA \tag{7}$$

R_C is also part of the recommended loop compensation. C₄ helps protect the output against RFI and high-voltage spikes.




Figure 45. Example for DRV Output Protection

POWER ON/OFF GLITCH

When power is turned on or off, most analog amplifiers generate some glitching of the output because of internal circuit thresholds and capacitive charges. Characteristics of the supply voltage, as well as its rise and fall time, directly influence output glitches. Load resistance and capacitive load also affect the amplitude.

The output disable control (\overline{OD}) cannot fully suppress glitches during power-on and power-off, but reduces the energy significantly. The glitch consists of a small amount of current and capacitive charge (voltage) that reacts with the resistive and capacitive load. The bias current of the IA inputs that are normally connected to the output also generate a voltage across the load.

Figure 46 indicates no glitches when transitioning between disable and enable. This measurement is made with a load resistance of 1k Ω and tested in the circuit configuration of Figure 39.




Figure 46. Output Signal During Toggle of \overline{OD}

When power is off or with low supply, the output is diode clamped to the momentary supply voltage, but can float while output disabled within those limits unless terminated. Only an external switch (relays or opto-relays) can isolate the output under such conditions. Refer to Figure 47 for an illustration of this configuration. The same consideration applies if low impedance zero output is required, even during power-off.




Figure 47. Example for Opto-Relay Output Isolation

LAYOUT CONSIDERATIONS

Supply bypass capacitors should be close to the package and connected with low-impedance conductors. Avoid noise coupled into R_{GAIN} , and observe wiring resistance. For thermal management, see the [Package and Heat Sinking](#) section.

Layout for the XTR300 is not critical; however, its internal current chopping works best with good (low dynamic impedance) supply decoupling. Therefore, avoid through-hole contacts in the connection to the bypass capacitors or use multiple through-hole contacts. Switching noise from chopper-type power supplies should be filtered enough to reduce influence on the circuit. Small resistors (2Ω , for example) or damping inductors in series with the supply connection (between the dc/dc converter and the XTR circuit) act as a decoupling filter together with the bypass capacitor, as shown in [Figure 48](#).

Resistors connected close to the input pins help dampen environmental noise coupled into conductor traces. Therefore, place the OPA input- and IA input-related resistors close to the package. Also, avoid additional wire resistance in series to R_{SET} , R_{OS} , and R_{GAIN} (observe the reliability of the through-hole contacts), because this resistance could produce gain and offset error as well as drift; 1Ω is already 0.1% of the $1k\Omega$ resistor.

The exposed lead-frame die pad on the bottom of the package must be connected to $V-$, pin 11 (see the [QFN Package and Heat Sinking](#) section for more details).




Figure 48. Suggested Supply Decoupling for Noisy Chopper-Type Supplies

QFN PACKAGE AND HEAT SINKING

The XTR300 is available in a QFN package. This leadless, near-chip-scale package maximizes board space and enhances thermal and electrical characteristics of the device through an exposed thermal pad.

Packages with an exposed thermal pad are specifically designed to provide excellent power dissipation, but printed circuit board (PCB) layout greatly influences overall heat dissipation. The thermal resistance from junction-to-ambient (θ_{JA}) is specified for the packages with the exposed thermal pad soldered to a normalized PCB, as described in Technical Brief [SLMA002](#), *PowerPAD™ Thermally-Enhanced Package*. See also *EIA/JEDEC Specifications JESD51-0 to 7, QFN/SON PCB Attachment (SLUA271)*, and *Quad Flatpack No-Lead Logic Packages (SCBA017)*. These documents are available for download at [www.ti.com](#).

NOTE: All thermal models have an accuracy variation of $\pm 20\%$.

Component population, layout of traces, layers, and air flow strongly influence heat dissipation. Worst-case load conditions should be tested in the real environment to ensure proper thermal conditions. Minimize thermal stress for proper long-term operation with a junction temperature well below $+125^\circ\text{C}$.

The exposed lead-frame die pad on the bottom of the package must be connected to the $V-$ pin.

POWER DISSIPATION

Power dissipation depends on power supply, signal, and load conditions. It is dominated by the power dissipation of the output transistors of the OPA. For dc signals, power dissipation is equal to the product of output current, I_{OUT} and the output voltage across the conducting output transistor ($V_S - V_{OUT}$).

It is very important to note that the temperature protection does not shut the part down in overtemperature conditions, unless the EF_{OT} pin is connected to the output enable pin \overline{OD} ; see the [Driver Output Disable](#) section.

The power that can be safely dissipated in the package is related to the ambient temperature and the heatsink design and conditions. The QFN package with an exposed thermal pad is specifically designed to provide excellent power dissipation, but board layout greatly influences the heat dissipation.

To appropriately determine the required heatsink area, required power dissipation should be calculated and the relationship between power dissipation and thermal resistance should be considered to minimize overheat conditions and allow for reliable long-term operation.

The heat sinking efficiency can be tested using the EF_{OT} output signal. This output goes low at nominally +140°C junction temperature (assume 6% tolerance). With full power dissipation (for example, maximum current into a 0Ω load), the ambient temperature can be slowly raised until the OT flag goes low. This flag would indicate the minimum heat-sinking for the usable operation condition.




The recommended landing pattern for the QFN package is shown at the end of this data sheet.

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (March, 2006) to Revision C	Page
• Updated document format to current standards	1
• Deleted information regarding HART digital communication throughout document	1
• Added footnote regarding small-signal measurement with no capacitive load in Electrical Characteristics (Voltage Output Mode)	3
• Corrected <i>Nominal setup for ±20mA Output</i> parameter from <i>±20V Output</i> in Electrical Characteristics (Current Output Mode)	4
• Changed <i>Common-Mode Voltage Range</i> parameter to <i>Input Voltage Range</i> in Electrical Characteristics (Instrumentation Amplifier)	6
• Added conditions to <i>Short Circuit Current</i> parameter in Electrical Characteristics (Instrumentation Amplifier)	6
• Changed last paragraph of <i>Driver Output Disable</i> section	22
• Corrected footnote to Table 1	22
• Revised <i>Over-Temperature Flag</i> description in <i>Error Flags</i> section to indicate the need for a 2.2kΩ resistor	25
• Revised <i>Power On/Off Glitch</i> section and added <i>Figure 47</i>	27
• Updated and combined <i>QFN Package and Heat Sinking</i> sections	28
• Added <i>Power Dissipation</i> section	29

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
XTR300AIRGWR	ACTIVE	VQFN	RGW	20	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	XTR 300	
XTR300AIRGWT	ACTIVE	VQFN	RGW	20	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	XTR 300	
XTR300AIRGWTG4	ACTIVE	VQFN	RGW	20	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	XTR 300	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
XTR300AIRGWR	VQFN	RGW	20	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
XTR300AIRGWT	VQFN	RGW	20	250	180.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
XTR300AIRGWR	VQFN	RGW	20	3000	356.0	356.0	35.0
XTR300AIRGWT	VQFN	RGW	20	250	210.0	185.0	35.0

GENERIC PACKAGE VIEW


RGW 20

VQFN - 1 mm max height


5 x 5, 0.65 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.




4227157/A



4219039/A 06/2018

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

VQFN - 1 mm max height

RGW0020A

PLASTIC QUAD FLATPACK-NO LEAD



NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated